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An analytical model describing the threshold voltage and drain current in strained-
Si p-MOSFETs as a function of applied uniaxial strain applied at the gate has 
been developed in this paper. The uniaxial stress has been applied through the 
silicon nitride cap layer. The results show that the threshold voltage falls and drain 
current rises due to applied uniaxial strain. The results have also been compared 
with the experimentally reported results and show good agreement.  
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1. INTRODUCTION 
 
The reduction in carrier mobility is a major cause of drain current 
degradation in scaled down MOSFETs due to the high vertical electrical 
fields in the silicon substrate. This reduces the speed of the device. To 
control this effect, strained silicon technology has evolved in the past few 
years as a replacement to silicon in substrate. Various models/experiments 
have been developed in the past several years for the drain current and 
threshold voltage estimation of the stressed silicon MOSFETs. Xu.Q et al 
[1],Belford et al [2], Wei Zhao, et al [3], Wacker et al [4] have studied the 
drain current under uniaxial stress experimentally. Bufler et al [5] have 
numerically modeled the threshold voltage and drain current under the 
uniaxial stress conditions. There is very little work done in this area at 
present in the area of development of analytical models to the best of the 
knowledge of the authors. 
 It would be appropriate to say here that there is a strong requirement 
of an analytical model which is simple and can be easily embedded into 
SPICE and largely accurate. An attempt has been made in this paper to 
semi analytically model the threshold voltage and drain current under the 
condition of applied uniaxial strain at the metal gate.  
The paper is organized as follows. Section II deals with the modeling of 
threshold voltage and drain current of biaxial strained silicon MOSFET. 
Section III details the results and discussions. Conclusion is given in 
section IV.  
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2. MODELING 
 
Fig. 1 is shown below which is used for all modeling purposes in this paper.  
 
 
 
Fig. 1 – Cross-sectional view of uniaxially strained-bulk-si MOSFET 
 
2.1 Threshold voltage modeling 
 
The threshold voltage is modeled by evaluating the flatband voltage, 
depletion charge and the surface potential in the presence of uniaxial 
stress. The depletion charge density is given by solving Poisson equation 
in the substrate in depletion region. 
 
  1/202depl si a ssQ e e qN M  (1) 
 
Vts is a strained threshold voltage given by 
 
 ( / )ts fbs depl ox ssV V Q C M     (2) 
 
The flat band voltage Vfbs is given by  
 
 ^ `( ) /fbs m s g g fs o oxV E E q Q CM F M    '     (3) 
 
Fs is  the  electron  affinity  increase  at  the  silicon  substrate  side  and  is  
increased due to decrease in energy gap, ĳss is the surface potential in weak 
inversion   2ĳfs, ĳfs is Vtln(Na / nis), Vt   kT/q, nis   niexp(ǻEg / 2kT). Eg is 
unstrained silicon bandgap, ǻEg decrease in energy gap due to strain, Na 
is the substrate doping, tox is the oxide thickness, Qo is the interface 
charge density. For values, refer Table 1 at the end of the paper.  
 
2.2 Drain current modeling 
 
The drain current is obtained by SPICE level 1 model by the parameters 
applicable for uniaxial strain i.e. threshold voltage and the hole mobility. 
The equations 4a – 4c are given below: 
 
 Ids   0 for Vgs > Vts (4a) 
 
 ^ `22( )ds n gs ts ds dsI k V V V V    for Vds > Vgs – Vts  (4b) 
 
 2( )ds n gs tsI k V V   for Vds d Vgs – Vts (4c) 
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kn   Ps CoxW / 2L, Ids is  the  drain  current  (µA), Width of the transistor 
W (µm)  and  Length  of  the  transistor  is  L (µm). Cox is the gate oxide 
capacitance (Fm – 2)   HoHsi / tox, Vds is negative, Ps is  the  hole  mobility  
under uniaxial strain conditions as given by [6].  
 
3. RESULTS AND DISCUSSIONS  
 
Firstly, we have modeled the threshold voltage for the strained silicon 
MOSFET  for  various  device  parameters  as  given  in  Table  1.  The  Figure  2  
shows a variation of threshold voltage with the substrate concentration and 
applied strain as the third parameter. The threshold voltage falls clearly when 
the strain is applied. This is due to the decrease in the energy gap and less 
voltage is required to obtain inversion at the metal gate. Figure 3 shows the 
threshold voltage variation for uniaxial strained p-MOSFET and compared 
well with the experimental reported results [4]. Figure 4 shows the drain 
current variation in the increase strained and unstrained conditions. The  
 
Table 1 – Silicon MOSFET parameters used in simulation 
Parameter Value 
Applied Strain 0 – 0.124 
Source/Drain and poly silicon doping 2 u 1020 cm – 3 
Gate oxide thickness 22 nm 
Work function of gate material 4.2 eV 
Width 20 micron 
Length 20 micron 
Qo  8 u 10 – 5 Ccm – 2. 
Eg  1.12 eV 
ǻEg – 0.619H [6] 
 
 
 
Fig. 2 – Variation of threshold voltage of strained and unstrained-Si p –
 MOSFETs  with  doping  concentration  (Na). The parameters are oxide thickness 
(tox)   8 nm, Strain   0.124 % 
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Fig. 3 – Variation of threshold voltage of uniaxial strained-Si p – MOSFETs with 
applied strain at room temperature is shown. Reported experimental results [4] are 
shown by the red line. Data calculated with the model developed in this paper are 
shown by the blue symbols 
 
 
 
Fig. 4 – Variation of drain current (Ids)  with  the  drain-source  voltage  (Vds) at 
different values of gate-source voltage (Vgs) for p – MOSFETs at room temperature 
is shown. Reported results [3] with 0.124 % strain are shown by the red lines. Data 
calculated by the model developed in this paper with 0.124 % strain are shown by the 
blue symbols. The unstrained results are shown by the green symbols 
 
figure shows an increase of drain current due to strain. This is because strain 
increases the hole mobility and reduces the threshold voltage. Thus the drain 
current increases. The results match closely with the experimental results [3]. 
 
4. CONCLUSIONS 
 
The analytical model developed in this paper shows a decrease in threshold 
voltage and increase of drain current under uniaxial strain conditions. 
The results match closely with the reported results proving the validity of 
the model.  
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